admin 管理员组

文章数量: 888299

AURIX TriCore内核架构学习笔记

名词缩写

  • ISA - Instruction Set Architecture，指令集架构
  • PC - Program Counter, holds the address of the instruction that is currently running
  • GPRs - 32 General Purpose Registers
  • PSW - Program Status Word
  • PCXI - Previous Context Information
  • CSA - Context Save Area，CSAs are linked together through a Link Word
  • TIN - Trap Identification Number
  • SP - Stack Pointer, A[10]
  • ISP - Interrupt Stack Pointer Register
  • SYSCON - System Control Register
  • FCX - Free CSA List Head Pointer register
  • PCX - Previous Context List
  • ICR - Interrupt Control Register
  • MFCR - Move From Core Register
  • MTCR - Move To Core Register

The PCXI, PSW and PC registers are crucial to the procedure for storing and restoring a task’s context

  • A[10] is the Stack Pointer (SP) register
  • A[11] is the Return Address (RA) register

The events and instructions which cause a break in program execution are:

  • Interrupt or service requests
  • Traps
  • Function calls

The maximum number of interrupt sources is 255

When a trap is taken, the TIN is placed in data register D[15]

The GPRs are an essential part of a task’s context. When saving or restoring a task’s context to and from memory the context is split into the upper and lower contexts:

  • Registers A[2] to A[7] and D[0] to D[7] are part of the lower context.
  • Registers A[10] to A[15] and D[8] to D[15] are part of the upper context.

本文标签： AURIX TriCore内核架构学习笔记

版权声明：本文标题：AURIX TriCore内核架构学习笔记 内容由网友自发贡献，该文观点仅代表作者本人， 转载请联系作者并注明出处：http://www.freenas.com.cn/free/1699080366h326931.html， 本站仅提供信息存储空间服务，不拥有所有权，不承担相关法律责任。如发现本站有涉嫌抄袭侵权/违法违规的内容，一经查实，本站将立刻删除。